aboutsummaryrefslogtreecommitdiff
path: root/runtime/indent/verilog.vim
diff options
context:
space:
mode:
authorJustin M. Keyes <justinkz@gmail.com>2017-11-06 11:22:55 +0100
committerGitHub <noreply@github.com>2017-11-06 11:22:55 +0100
commit946c2a8ee85830c543e389724575ae531e89b170 (patch)
tree23aa73c016b3f3941917605cd1742dfe8ca7e1fd /runtime/indent/verilog.vim
parent8f03014e8861df7f49bf4e1dbdfcc20e1611ce35 (diff)
parentc348f84f218434580209a2c52552ba8fbbf1864b (diff)
downloadrneovim-946c2a8ee85830c543e389724575ae531e89b170.tar.gz
rneovim-946c2a8ee85830c543e389724575ae531e89b170.tar.bz2
rneovim-946c2a8ee85830c543e389724575ae531e89b170.zip
Merge #7491 'vim-patch: runtime'
Diffstat (limited to 'runtime/indent/verilog.vim')
-rw-r--r--runtime/indent/verilog.vim10
1 files changed, 6 insertions, 4 deletions
diff --git a/runtime/indent/verilog.vim b/runtime/indent/verilog.vim
index ecca462636..6222dc341f 100644
--- a/runtime/indent/verilog.vim
+++ b/runtime/indent/verilog.vim
@@ -1,10 +1,12 @@
" Language: Verilog HDL
-" Maintainer: Chih-Tsun Huang <cthuang@larc.ee.nthu.edu.tw>
-" Last Change: 2011 Dec 10 by Thilo Six
-" URL: http://larc.ee.nthu.edu.tw/~cthuang/vim/indent/verilog.vim
+" Maintainer: Chih-Tsun Huang <cthuang@cs.nthu.edu.tw>
+" Last Change: 2017 Feb 24 by Chih-Tsun Huang
+" URL: http://www.cs.nthu.edu.tw/~cthuang/vim/indent/verilog.vim
"
" Credits:
" Suggestions for improvement, bug reports by
+" Takuya Fujiwara <tyru.exe@gmail.com>
+" Thilo Six <debian@Xk2c.de>
" Leo Butlero <lbutler@brocade.com>
"
" Buffer Variables:
@@ -38,7 +40,7 @@ function GetVerilogIndent()
if exists('b:verilog_indent_width')
let offset = b:verilog_indent_width
else
- let offset = &sw
+ let offset = shiftwidth()
endif
if exists('b:verilog_indent_modules')
let indent_modules = offset