aboutsummaryrefslogtreecommitdiff
path: root/02-usart/include/arch/x86_64
diff options
context:
space:
mode:
Diffstat (limited to '02-usart/include/arch/x86_64')
-rw-r--r--02-usart/include/arch/x86_64/arch.h37
1 files changed, 0 insertions, 37 deletions
diff --git a/02-usart/include/arch/x86_64/arch.h b/02-usart/include/arch/x86_64/arch.h
deleted file mode 100644
index c17721d..0000000
--- a/02-usart/include/arch/x86_64/arch.h
+++ /dev/null
@@ -1,37 +0,0 @@
-#ifndef ARCH_H_
-#define ARCH_H_
-
-#include "fake_env.h"
-
-#define ARCH_PC
-#define enable_all_interrupts() do {} while(0)
-
-#define RCC_BASE (load_fake_rcc__())
-
-#define DMA1_BASE (load_fake_ahb1__() + 0x0)
-#define DMA2_BASE (load_fake_ahb1__() + 0x400)
-
-#define USART1_BASE (load_fake_apb2__() + 0x3800)
-#define USART2_BASE (load_fake_apb1__() + 0x4400)
-
-#define GPIOA_BASE (load_fake_ahb2__() + 0x0)
-#define GPIOB_BASE (load_fake_ahb2__() + 0x400)
-#define GPIOC_BASE (load_fake_ahb2__() + 0x800)
-#define GPIOH_BASE (load_fake_ahb2__() + 0x1C00)
-
-#define SRAM1_BASE (load_fake_sram1__() + 0x0)
-#define SRAM2_BASE (load_fake_sram2__() + 0x0)
-
-#define SYSTEM_CONFIG_BLOCK_BASE (load_fake_scb__())
-#define NVIC_BASE (load_fake_nvic__())
-
-#define SPI1_BASE (load_fake_spi1__())
-#define SPI3_BASE (load_fake_spi3__())
-
-// Pretend there's a data segement at the start of SRAM1 for more accurate
-// testing.
-#define GHOST_DATA_SEGMENT_SIZE 1234
-#define DATA_SEGMENT_START (*((uint8_t*)SRAM1_BASE))
-#define DATA_SEGMENT_STOP (*(((uint8_t*)SRAM1_BASE) + GHOST_DATA_SEGMENT_SIZE))
-
-#endif /* ARCH_H_ */