1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
#include "arch.h"
#include "arch/arm/cortex-m4/mpu.h"
#include "arch/stm32l4xxx/peripherals/clock.h"
#include "arch/stm32l4xxx/peripherals/system.h"
#include "kern/init.h"
#include "kern/log.h"
#include "kern/mem.h"
#include "kern/mpu/mpu_manager.h"
#include "kern/panic.h"
void on_hard_fault()
{
panic("Hard fault encountered!\n");
}
void on_systick() /* Overrides weak-symbol on_systick. */
{
klogf("Systick\n");
}
#ifdef ARCH_STM32L4
int thing_in_sram_1;
/* Main function. This gets executed from the interrupt vector defined above. */
int main()
{
klogf("Hello, World! Clock Mhz: %d\n", (uint32_t)get_clock_mhz());
klogf("Heap Start: %p\n", &HEAP_START);
klogf("Heap End : %p\n", &HEAP_STOP);
klogf("mpu: %p\n", &MPU);
klogf("mpu.type_r: %p\n", MPU.type_r);
klogf("mpu.ctrl_r: %p\n", MPU.ctrl_r);
klogf("mpu.rn_r: %p\n", MPU.rn_r);
thing_in_sram_1 = 0xdeadbeef;
uint32_t control;
asm volatile("mrs %0, control" : "=r"(control) :);
/* Set the countdown to start from 10,000,0000. */
SCB.strv_r = 10000000 / 20;
/* Enable interrupts. */
// regset(SCB.stcs_r, scb_tickint, 1);
/* Start the systick. */
regset(SCB.stcs_r, scb_enable, 1);
klogf("&thing_in_sram_1: %p\n", &thing_in_sram_1);
klogf(" thing_in_sram_1: %p\n", thing_in_sram_1);
mpu_set_enabled(0);
memory_region_opts_t memopts = { 0 };
memopts.region = (void*) 0x08000000 /* Flash base */ ;
memopts.bufferable = 0;
memopts.cacheable = 1;
memopts.sharable = 0;
memopts.tex = 0;
memopts.size = REGION_SIZE_256Kb;
memopts.perms = ACCESS_PERMS_BOTH_RO;
memopts.subregion_disable = 0;
memopts.executable = 1;
memopts.enable = 1;
mpu_configure_region(0, &memopts);
memopts.region = (void*) SRAM1_BASE;
memopts.bufferable = 0;
memopts.cacheable = 1;
memopts.sharable = 0;
memopts.tex = 0;
memopts.size = REGION_SIZE_32Kb;
memopts.perms = ACCESS_PERMS_FULL;
memopts.subregion_disable = 0;
memopts.executable = 1;
memopts.enable = 1;
mpu_configure_region(1, &memopts);
memopts.region = (void*) SRAM2_BASE;
memopts.bufferable = 0;
memopts.cacheable = 1;
memopts.sharable = 0;
memopts.tex = 0;
memopts.size = REGION_SIZE_16Kb;
memopts.perms = ACCESS_PERMS_FULL;
memopts.subregion_disable = 0;
memopts.executable = 1;
memopts.enable = 1;
mpu_configure_region(2, &memopts);
for (uint32_t i = 0; i < 8; ++ i) {
MPU.rn_r = i;
klogf("--- %d ---\n", i);
klogf("mpu: %p\n", &MPU);
klogf("mpu.type_r: %p\n", MPU.type_r);
klogf("mpu.ctrl_r: %p\n", MPU.ctrl_r);
klogf("mpu.rn_r: %p\n", MPU.rn_r);
klogf("mpu.ras_r: %p\n", MPU.ras_r);
klogf("mpu.rba_r: %p\n", MPU.rba_r);
}
// memopts.region = (void*) (SRAM1_BASE);
// memopts.bufferable = 0;
// memopts.cacheable = 1;
// memopts.sharable = 1;
// memopts.tex = 0;
// memopts.size = REGION_SIZE_16Kb;
// memopts.perms = ACCESS_PERMS_NO_ACCESS;
klogf("MPU not enabled\n");
mpu_set_enabled(1);
for(;;);
// klogf("MPU enabled\n");
// klogf("&thing_in_sram_1: %p\n", &thing_in_sram_1);
// klogf(" thing_in_sram_1: %p\n", thing_in_sram_1);
}
#endif
|
