1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
|
use crate::hal::common::{regset, regget};
#[repr(C)]
pub struct RccMem {
c_r: u32, /* Clock control register. 0x00 */
icsc_r: u32, /* Internal clock srcs calibration register. 0x04 */
cfg_r: u32, /* clock confguration register. 0x08 */
pllcfg_r: u32, /* PLL Configuration register. 0x0c */
pllsai1cfg_r: u32, /* PLLSAI1 configuration register. 0x10 */
reserved_1: u32, /* Not used. offset 0x14. */
cie_r: u32, /* Clock interrupt enable register. 0x18 */
cif_r: u32, /* Clock interrupt flag regiseter. 0x1c */
cic_r: u32, /* Clock interrupt clear register. 0x20 */
reserved_2: u32, /* Not used. offset 0x24. */
ahb1rst_r: u32, /* AHB Peripheral 1 reset register. 0x28 */
ahb2rst_r: u32, /* AHB Peripheral 2 reset register. 0x2c */
ahb3rst_r: u32, /* AHB Peripheral 3 reset register. 0x30 */
reserved_3: u32, /* Not used. offset 0x34. */
// #define rcc_lptim1rst (1 << 31) // Low Power Timer 1 reset
// #define rcc_opamprst (1 << 30) // OPAMP interface reset
// #define rcc_dac1rst (1 << 29) // DAC1 interface reset
// #define rcc_pwrrst (1 << 28) // Power interface reset
// #define rcc_can2rst \
// (1 << 26) // CAN2 reset (this bit is reserved for STM32L47x/L48x devices)
// #define rcc_can1rst (1 << 25) // CAN1 reset
// #define rcc_crsrst \
// (1 << 24) // CRS reset (this bit is reserved for STM32L47x/L48x devices)
// #define rcc_i2c3rst (1 << 23) // I2C3 reset
// #define rcc_i2c2rst (1 << 22) // I2C2 reset
// #define rcc_i2c1rst (1 << 21) // I2C1 reset
// #define rcc_uart5rst (1 << 20) // UART5 reset
// #define rcc_uart4rst (1 << 19) // UART4 reset
// #define rcc_usart3rst (1 << 18) // USART3 reset
// #define rcc_usart2rst (1 << 17) // USART2 reset
// #define rcc_reserved (1 << 16) // must be kept at reset value.
// #define rcc_spi3rst (1 << 15) // SPI3 reset
// #define rcc_spi2rst (1 << 14) // SPI2 reset
// #define rcc_lcdrst \
// (1 << 9) // interface reset (this bit is reserved for STM32L471/L4x5 devices)
// #define rcc_tim7rst (1 << 5) // timer reset
// #define rcc_tim6rst (1 << 4) // timer reset
// #define rcc_tim5rst (1 << 3) // timer reset
// #define rcc_tim4rst (1 << 2) // timer reset
// #define rcc_tim3rst (1 << 1) // timer reset
// #define rcc_tim2rst (1 << 0) // timer reset
apb1rst1_r: u32, /* APB Peripheral reset register 1. 0x38 */
apb1rst2_r: u32, /* APB Peripheral reset register 2. 0x3C */
apb2rst_r: u32, /* APB Peripheral reset register. 0x40 */
reserved_4: u32, /* Not used. offset 0x44. */
// #define rcc_dma1en (1 << 0) /* DMA1 clock enable. */
// #define rcc_dma2en (1 << 1) /* DMA2 clock enable. */
// #define rcc_flashen (1 << 8) /* Flash memory interface clock enable. */
// #define rcc_crcen (1 << 12) /* CRC clock enable. */
// #define rcc_tscen (1 << 16) /* Touch sensing controller clock enable. */
// #define rcc_dmad2en (1 << 17) /* DMA2D clock enabled. */
ahb1en_r: u32, /* AHB1 Peripheral enable register. 0x48 */
// #define rcc_gpioen(port) (1 << (port))
// #define rcc_otgfsen (1 << 12)
// #define rcc_adcen (1 << 13)
// #define rcc_dcmien (1 << 14)
// #define rcc_assen (1 << 16)
// #define rcc_hashen (1 << 17)
// #define rcc_rngen (1 << 18)
ahb2en_r: u32, /* AHB2 Peripheral enable register. 0x4C */
ahb3en_r: u32, /* AHB3 Peripheral enable register. 0x50 */
reserved_5: u32, /* Not used. offset 0x54. */
// #define rcc_lptim1en (1 << 31) /* Low power timer 1 clock enable */
// #define rcc_opampen (1 << 30) /* OPAMP interface clock enable */
// #define rcc_dac1en (1 << 29) /* DAC1 interface clock enable */
// #define rcc_pwren (1 << 28) /* Power interface clock enable */
// #define rcc_can2en (1 << 26) /* CAN2 clock enable (this bit is reserved for STM32L47x/L48x devices) */
// #define rcc_can1en (1 << 25) /* CAN1 clock enable */
// #define rcc_crsen (1 << 24) /* Clock Recovery System clock enable (this bit is reserved for STM32L47x/L48x */
// #define rcc_i2c3en (1 << 23) /* I2C3 clock enable */
// #define rcc_i2c2en (1 << 22) /* I2C2 clock enable */
// #define rcc_i2c1en (1 << 21) /* I2C1 clock enable */
// #define rcc_uart5en (1 << 20) /* UART5 clock enable */
// #define rcc_uart4en (1 << 19) /* UART4 clock enable */
// #define rcc_usart3en (1 << 18) /* USART3 clock enable */
// #define rcc_usart2en (1 << 17) /* USART2 clock enable */
// #define rcc_spi3en (1 << 15) /* SPI3 clock enable */
// #define rcc_spi2en (1 << 14) /* SPI2 clock enable */
// #define rcc_wwdgen (1 << 11) /* Window watchdog clock enable */
// #define rcc_rtcapben (1 << 10) /* RTC APB clock enable (this bit is reserved for STM32L47x/L48x devices) */
// #define rcc_lcden (1 << 9) /* LCD clock enable (this bit is reserved for STM32L471/L4x5 devices) */
// #define rcc_tim7en (1 << 5) /* TIM7 timer clock enable */
// #define rcc_tim6en (1 << 4) /* TIM6 timer clock enable */
// #define rcc_tim5en (1 << 3) /* TIM5 timer clock enable */
// #define rcc_tim4en (1 << 2) /* TIM4 timer clock enable */
// #define rcc_tim3en (1 << 1) /* TIM3 timer clock enable */
// #define rcc_tim2en (1 << 0) /* TIM2 timer clock enable */
apb1en1_r: u32, /* APB1 Peripheral enable register 1. 0x58 */
// #define lptim2en (1 << 5) /*Low power timer 2 clock enable */
// #define swpmi1en (1 << 2) /* Single wire protocol clock enable */
// #define i2c4en (1 << 1) /* I2C4 clock enable (this bit is reserved for STM32L47x/L48x devices) */
// #define lpuart1en (1 << 0) /* Low power UART 1 clock enable */
apb1en2_r: u32, /* APB1 Peripheral enable register 2. 0x5C */
// #define rcc_syscfgen (1 << 0)
// #define rcc_fwen (1 << 7)
// #define rcc_sdmmc1en (1 << 10)
// #define rcc_tim1en (1 << 11)
// #define rcc_spi1en (1 << 12)
// #define rcc_tim8en (1 << 13)
// #define rcc_usart1en (1 << 14)
// #define rcc_tim15en (1 << 16)
// #define rcc_tim16en (1 << 17)
// #define rcc_tim17en (1 << 18)
// #define rcc_sai1en (1 << 21)
// #define rcc_sai2en (1 << 22)
// #define rcc_dfsdm1en (1 << 24)
apb2en_r: u32, /* APB2 Peripheral enable register. 0x60 */
reserved_6: u32, /* Not used. offset 0x64. */
ahb1smen_r: u32, /* 0x68 */
ahb2smen_r: u32, /* 0x6c */
ahb3smen_r: u32, /* 0x70 */
reserved_7: u32,
apb1smen_r1: u32, /* 0x78 */
apb1smen_r2: u32, /* 0x7c */
apb2smen_r: u32, /* 0x80 */
reserved_8: u32,
ccip_r: u32, /* 0x88 */
}
static RCC_BASE: u32 = 0x40021000;
pub struct Rcc {
mem: *mut RccMem,
}
#[derive(Clone, Copy)]
pub enum GpioPortN {
A = 0,
B = 1,
}
impl Rcc {
pub fn enable_gpio_port(self: &mut Rcc, port: GpioPortN) -> () {
unsafe {
regset(&mut (*self.mem).ahb2en_r, 1 << (port as u32), 1);
}
}
}
pub fn get_rcc() -> Rcc {
Rcc {
mem: RCC_BASE as *mut RccMem,
}
}
|
