blob: b9a8d4bab841026a28adb31cce55b708dd14f792 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
MEMORY
{
flash : org = 0x08000000, len = 256k
sram1 : org = 0x20000000, len = 48k
sram2 : org = 0x10000000, len = 16k
}
SECTIONS
{
/* This is where the code goes. */
. = ORIGIN(flash);
.text : {
*(.vectors); /* All .vector sections go here. */
*(.text); /* All .text sections go here. */
} >flash
.data : {
/* Data segment as defined in the flash. */
INIT_DATA_VALUES = LOADADDR(.data);
/* Data segment where it will be in memory. */
DATA_SEGMENT_START = .;
*(.data);
DATA_SEGMENT_STOP = .;
} >sram1 AT>flash
BSS_START = .;
.bss : {
*(.bss);
} > sram1
BSS_END = .;
}
|