index
:
verilog.git
main
Happy hacking in Verilog
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
clock_divider
/
apio.ini
blob: 1faba9fbf8c022335bea65f09d54ba824bd6eba2 (
plain
) (
blame
)
1
2
3
[env]
board
=
icestick
